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Abstract—The adiabatic quantum-flux-parametron (AQFP) is an 
energy-efficient superconductor logic family that utilizes adiabatic 
switching. AQFP gates are powered and clocked by ac excitation 
current; thus, to operate AQFP circuits at high clock frequencies, 
it is required to carefully design the characteristic impedance of 
excitation lines (especially, above AQFP gates) so that microwave 
excitation current can propagate without reflections in the entire 
circuit. In the present study, we design the characteristic imped-
ance of the excitation line using InductEx, which is a three-dimen-
sional parameter extractor for superconductor devices. We adjust 
the width of an excitation line using InductEx such that the char-
acteristic impedance becomes 50 W even above an AQFP gate. 
Then, we fabricate test circuits to verify the impedance of the ex-
citation line. We measure the impedance using the time domain 
reflectometry (TDR). We also measure the S parameters of the ex-
citation line to investigate the maximum available clock frequency. 
Our experimental results indicate that the characteristic imped-
ance of the excitation line agrees well with the design value even 
above AQFP gates, and that clock frequencies beyond 5 GHz are 
available in large-scale AQFP circuits. 
  
Index Terms—adiabatic logic, quantum flux parametron, im-
pedance calculation.  
I.  INTRODUCTION 
UPERCONDUCTOR logic families [1]–[4] are crucial for 
achieving cryogenic information systems, such as energy-
efficient microprocessors [5], [6], single-photon image sensors 
[7], [8], and quantum computers [9], [10]. We have been inves-
tigating adiabatic quantum-flux-parametron (AQFP) logic [11], 
which is an adiabatic logic family based on the quantum flux 
parametron (QFP) [12], [13]. AQFP circuits can operate with 
an energy dissipation of approximately 10-21 J per Josephson 
junction [14] by using underdamped high-critical-current-den-
sity Josephson junctions, which maximize the benefit of adia-
batic switching [15], [16]. We have designed and demonstrated 
various AQFP circuits, such as a microprocessor [6], a cryo-
genic detector interface [8], and a stochastic problem solver 
[17]. 
To conduct adiabatic switching, the potential energy of an 
AQFP gate is modulated between a single-well and a double-
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well shape by applying ac excitation current. This means that 
all AQFP gates, including both combinational and sequential 
circuits, must be powered and clocked by excitation current. 
Furthermore, unlike complementary metal–oxide–semiconduc-
tor (CMOS) logic, AQFP gates must be clocked in the order of 
logic operation with moderate clock skews. We have proposed 
clocking schemes for AQFP logic [18], [19] to appropriately 
distribute excitation current in the entire AQFP circuit, by using 
which we have demonstrated small-to-medium-scale AQFP cir-
cuits at GHz-range clock frequencies [14], [19]. To apply the 
above clock schemes to large-scale AQFP circuits at high clock 
frequencies, it is required to carefully design the characteristic 
impedance of excitation lines (i.e., clock paths) so that micro-
wave excitation current is equally applied to each AQFP gate 
without standing waves. However, it had been difficult to pre-
cisely design the impedance of excitation lines because the 
physical structure of excitation lines were too complicated to 
analytically estimate the impedance; some part of an excitation 
line is placed above AQFP gates, and thus cannot be treated as 
a simple microstrip line, as will be shown later.  
In this paper, we precisely design the impedance of excitation 
lines using InductEx [20], which is a three-dimensional induct-
ance extractor for superconductor devices. Recently, character-
istic impedance calculation capability was added to InductEx 
[21], which simultaneously uses magnetoquasistatic inductance 
calculation with the inclusion kinetic inductance and elec-
troquasistatic capacitance calculation with the inclusion of mul-
tiple dielectric layers. 
We adjust the width of an excitation line using InductEx such 
that the characteristic impedance becomes 50 W even above an 
AQFP gate. Then, we fabricate test circuits to verify the imped-
ance of the designed excitation line. We measure the impedance 
using the time domain reflectometry (TDR). We also measure 
the S parameters of the excitation line to investigate the maxi-
mum available clock frequency.  
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II. IMPEDANCE DESIGN 
Figure 1(a) illustrates a schematic of an AQFP buffer, which 
is one of the most fundamental logic gates in AQFP logic, and 
Fig. 1(b) shows typical waveforms for the buffer. The buffer is 
in the form of an rf superconducting quantum interference de-
vice (SQUID) whose Josephson junction is replaced with a dc 
SQUID (J1-L1-L2-J2). The excitation current Ix modulates the 
critical current of the dc-SQUID, i.e., the potential energy shape 
of the buffer. A dc offset current Id applies an offset flux of 
0.5F0 for four-phase clocking [18], where F0 is the flux quan-
tum. While Ix increases, either of J1 and J2 switches depending 
on the polarity of the input current Iin. Consequently, the state 
current Ist, which represents the logic state of the buffer, appears 
through the load inductor Lq. A positive Ist represents a logic 1, 
whereas a negative Ist represents a logic 0. A signal transformer 
composed of Lq and Lout is included to easily achieve logic ne-
gation; while the AQFP gate shown in Fig. 1(a) operates as a 
buffer for a positive kout, it operates as an inverter for a negative 
kout.  
Since an AQFP gate is powered and clocked by Ix as shown 
in Fig. 1, the operating frequency (clock frequency) of an AQFP 
gate is equal to the frequency of Ix. Therefore, the characteristic 
impedance Z0 of the excitation line Lx should be carefully de-
signed such that Ix can propagate through Lx without reflections 
even at GHz-range clock frequencies. Figure 2(a) shows the 
physical layout of an AQFP buffer designed for the AIST 10 
kA/cm2 Nb high-speed standard process (HSTP) [18], the di-
mension of which is 20 µm (width) by 40 µm (height). The 
HSTP includes four Nb layers (M1 through M4), where M1 is 
used for ground planes and Josephson junctions are formed be-
tween M2 and M3. Here, we calculate Z0 using InductEx and 
adjust the line width of Lx such that Z0 becomes 50 W. One dif-
ficulty in the impedance calculation using InductEx is that the 
current version of InductEx cannot handle non-planarized pro-
cesses such as the HSTP, due to modeling limitations when the 
surface model for capacitance calculation is generated. As 
shown in Fig. 2(a), some part of Lx (in M4) is placed above in-
ductors L1 and L2 (in M3); thus, the distance d between Lx and 
the ground plane (in M1) changes between segments A and B, 
which cannot be handled by the current InductEx. Therefore, 
we separately calculate the impedance of Lx in segment A and 
that in segment B. Figure 2(b) shows the physical model to cal-
culate the impedance in segment A, where Lx is a microstrip line 
placed above L1 and L2 with d = 1.6 µm. The Josephson junc-
tions (J1 and J2) are replaced with ground contacts (GC1 and 
GC2) because L1 and L2 are connected to the ground plane via 
J1 and J2. InductEx calculates the inductance between ports P1 
and P2 as well as the capacitance between the microstrip line Lx 
and ground. Figure 2(c) shows the physical model for segment 
B, where Lx is a simple microstrip line with d = 1.2 µm. Using 
the physical models shown in Figs. 2(b) and (c), we calculate 
Z0 and adjust the line width of Lx, where the relative permittivity 
of SiO2 layers between Nb layers is set to be 3.9. We found that 
Z0 becomes approximately 50 W when the line width is 1.5 µm; 
the inductance and capacitance with regard to Lx in segment A 
are 5.10 pH and 2.33 fF, respectively, and those in segment B 
are 1.80 pH and 0.501 fF, respectively, which results in a Z0 of 
49.4 W and a phase velocity vp of 1.43×108 m/s. It should be 
noted that the resultant line width is narrower than that of a sim-
ple 50-W microstrip line (2.4 µm) and that the phase velocity is 
slower than that of a simple microstrip line (1.63×108 m/s). This 
is because L1 and L2 are connected to the ground plane, so that 
the capacitance between Lx and the ground plane increases in 
segment A.  
 
Fig. 1.  AQFP buffer. (a) Schematic. Ix powers and clocks the buffer. (b) Typical 
waveform. The logic state Ist is determined by the polarity of Iin.  
 
Fig. 2.  Layout design. (a) AQFP buffer. (b) Physical model for segment A. (c) 
Physical model for segment B.  
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III. EXPERIMENTS  
In the experiment, we measure Z0 to verify the calculation 
results using InductEx. Figure 3(a) illustrates the experimental 
setup to measure Z0 through the TDR. An array of AQFP buff-
ers are coupled to a long meandered excitation line, where the 
excitation line is represented by a transmission line rather than 
lumped inductors. A step generator (Tektronix, SD-24) applies 
an incident pulse with a short rise time to the excitation line, 
and then reflected pulses appear where the characteristic imped-
ance changes. A sampling oscilloscope (Tektronix, 11801) 
samples the resultant wave of the incident and reflected pulses, 
thereby measuring Z0. It should be noted that a large reflected 
pulse appears at the end of the excitation line because of the 
open end. This makes it easy to measure both Z0 and vp, as will 
be shown later. We also measure the S parameters of the exci-
tation line to evaluate the maximum operating frequency. Fig-
ure 3(b) illustrates the experimental setup to measure the S pa-
rameters. As with Fig. 3(a), an array of AQFP buffers are cou-
pled to a long meandered excitation line. Both input and output 
ports are terminated by a vector network analyzer (VNA) 
(Keysight, P9374A). The VNA measures the transmission loss 
(S21) and reflection loss (S11) of the excitation line. Figure 4 
shows a micrograph of the chip including the circuits under test 
(CUTs) for the TDR and S parameter measurements. This chip 
was fabricated using the HSTP with a die size of 5 mm by 5 
mm, including five CUTs (CUT1 through CUT5). CUT1 
through CUT3 are for the TDR measurement and schematically 
correspond to Fig. 3(a). The length of the excitation line (l) var-
ies between CUT1 through CUT3: l = 15 mm, 30 mm, and 45 
mm for CUT1 through CUT3, respectively. CUT4 is a through 
line used as a reference in the S parameter measurement. CUT5 
is for the S parameter measurement and schematically corre-
sponds to Fig. 3(b) with l = 15 mm. The inset shows a part of 
an AQFP buffer array, where the physical layout of a buffer is 
the same as that shown in Fig. 2(a).  
We conducted experiments using a wide-bandwidth cry-
oprobe at 4.2 K in the liquid He. Figure 5(a) shows the TDR 
measurement results for CUT1 through CUT3. The blue solid 
line is the voltage signal for CUT1, the green solid line for 
CUT2, and the red solid line for CUT3. The amplitude of the 
incident pulse (V0 = 0.250 V) corresponds to 50 W, and the volt-
age difference DV from V0 represents the characteristic imped-
ance of the CUTs. The sharp rise edges in the voltage signals 
represent the reflected pulses at open ends, and the fluctuations 
between 85.8 ns and 86.0 ns represent impedance changes due 
to pads on the chip; thus, the voltage signal between 86.0 ps and 
a rise edge represent Z0 of an excitation line. Figure 5(a) shows 
that DV for the excitation line is 6.49 mV. Therefore, Z0 = (1 + 
r)/(1 – r) × 50 = 52.7 W, where r = DV/V0 = 0.0260. The meas-
ured Z0 agrees well with the simulation result (49.4 W). The rea-
son of the slight difference between the measurement and sim-
ulation results may be because the impedance calculation using 
InductEx does not take into account the shrinkage in the line 
width of Lx (typically, approximately 0.1 µm). We also meas-
ured vp based on Fig. 5(a). The difference in the timing of the 
rise edges in the voltage signals (t1 through t3) is attributed to 
the difference in the excitation line length (Dl); thus, the time 
difference in rise edges corresponds to 2Dl/vp, where the coef-
ficient 2 is for round-trip length. Figure 5(b) shows the timing 
of the rise edges as a function of the round trip length of an 
excitation line (2l), where the solid line represents the linear re-
gression given by a×2l+b (a = 7.38 ps/mm, b = 86.0 ps). Con-
sequently, vp is given by 1/a = 1.35 × 108 m/s, which agrees 
well with the simulation result (1.43×108 m/s).  
 
Fig. 4.  Micrograph of the chip including CUTs. CUT1 through CUT3 are for 
the TDR. CUT4 and CUT5 are for the S parameter measurement.  
 
 
Fig. 3.  Experimental setups using an array of AQFP buffers for (a) TDR and 
(b) S parameter measurement.  
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Figure 6 shows the measurement results of S21 and S11 for 
CUT4 and CUT5. The blue dashed lines are the results for 
CUT4, and the red solid lines for CUT5. Since CUT4 is a 
through line, the S parameters for CUT4 represent the fre-
quency response of the cryoprobe used in the experiment. Fig-
ure 6(a) shows that S21 for CUT5 is almost the same as that for 
CUT4 up to approximately 6 GHz. Figs. 6(a) and (b) show that 
for CUT5 there is no clear dip in S21 or peak in S11 at the reso-
nant frequency (vp/2l = 4.5 GHz). The above measurement re-
sults indicate that microwave excitation current can propagate 
along a long excitation line above AQFP buffers without sig-
nificant reflections, and that high clock frequencies are availa-
ble in large-scale AQFP circuits. The measurement results also 
validate piecewise impedance calculation with InductEx, and 
the applicability of quasistatic calculation of characteristic im-
pedance in superconductor integrated circuit layouts at frequen-
cies far below the gap frequency.  
IV. CONCLUSION 
We designed the characteristic impedance of the excitation 
line in an AQFP buffer using InductEx so that microwave 
excitation current can propagate in a large-scale AQFP circuit 
without reflections. We verified that the characteristic imped-
ance of the excitation line agrees well with the design value in 
the TDR experiment. We also found that microwave excitation 
current can propagate along a long excitation line without sig-
nificant reflections in the S parameter measurement. It is note-
worthy that the excitation line design for the buffer is applicable 
to other logic gates because in AQFP logic the physical layout 
design of all logic gates is based on that of a buffer [22]. Our 
measurement results demonstrated that microwave excitation 
current can propagate appropriately in a large-scale AQFP cir-
cuit with the help of impedance design using InductEx.  
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Fig. 6.  Measurement results for CUT4 and CUT5. (a) Transmission loss and 
(b) reflection loss. 
 
Fig. 5.  Measurement results for CUT1 through CUT3. (a) TDR. (b) Timing of 
rise edges in the TDR as a function of the excitation line length.  
  
5 
REFERENCES 
[1] K. K. Likharev and V. K. Semenov, “RSFQ logic/memory family: a new 
Josephson-junction technology for sub-terahertz-clock-frequency digital 
systems,” IEEE Trans. Appl. Supercond., vol. 1, no. 1, pp. 3–28, Mar. 
1991. 
[2] O. A. Mukhanov, “Energy-efficient single flux quantum technology,” 
IEEE Trans. Appl. Supercond., vol. 21, no. 3, pp. 760–769, Jun. 2011. 
[3] Q. P. Herr, A. Y. Herr, O. T. Oberg, and A. G. Ioannidis, “Ultra-low-
power superconductor logic,” J. Appl. Phys., vol. 109, no. 10, p. 103903, 
2011. 
[4] M. Tanaka, M. Ito, A. Kitayama, T. Kouketsu, and A. Fujimaki, “18-GHz, 
4.0-aJ/bit operation of ultra-low-energy rapid single-flux-quantum shift 
registers,” Jpn. J. Appl. Phys., vol. 51, p. 053102, May 2012. 
[5] Y. Ando, R. Sato, M. Tanaka, K. Takagi, N. Takagi, and A. Fujimaki, 
“Design and demonstration of an 8-bit bit-serial RSFQ microprocessor: 
CORE e4,” IEEE Trans. Appl. Supercond., vol. 26, no. 5, p. 1301205, 
Aug. 2016. 
[6] C. L. Ayala, T. Tanaka, R. Saito, M. Nozoe, N. Takeuchi, and N. Yoshi-
kawa, “MANA: a Monolithic Adiabatic iNtegration Architecture micro-
processor using 1.4zJ/op superconductor Josephson junction devices,” in 
2020 IEEE Symposium on VLSI Circuits, 2020, pp. 1–2. 
[7] S. Miyajima, M. Yabuno, S. Miki, T. Yamashita, and H. Terai, “High-
time-resolved 64-channel single-flux quantum-based address encoder in-
tegrated with a multi-pixel superconducting nanowire single-photon de-
tector,” Opt. Express, vol. 26, no. 22, p. 29045, Oct. 2018. 
[8] N. Takeuchi et al., “Scalable readout interface for superconducting nan-
owire single-photon detectors using AQFP and RSFQ logic families,” Opt. 
Express, vol. 28, no. 11, p. 15824, May 2020. 
[9] M. W. Johnson et al., “A scalable control system for a superconducting 
adiabatic quantum optimization processor,” Supercond. Sci. Technol., vol. 
23, no. 6, p. 065004, Jun. 2010. 
[10] E. Leonard et al., “Digital Coherent Control of a Superconducting Qubit,” 
Phys. Rev. Appl., vol. 11, no. 1, p. 014009, 2019. 
[11] N. Takeuchi, D. Ozawa, Y. Yamanashi, and N. Yoshikawa, “An adiabatic 
quantum flux parametron as an ultra-low-power logic device,” Supercond. 
Sci. Technol., vol. 26, no. 3, p. 035010, Mar. 2013. 
[12] K. Loe and E. Goto, “Analysis of flux input and output Josephson pair 
device,” IEEE Trans. Magn., vol. 21, no. 2, pp. 884–887, Mar. 1985. 
[13] M. Hosoya et al., “Quantum flux parametron: a single quantum flux de-
vice for Josephson supercomputer,” IEEE Trans. Appl. Supercond., vol. 
1, no. 2, pp. 77–89, Jun. 1991. 
[14] N. Takeuchi, T. Yamae, C. L. Ayala, H. Suzuki, and N. Yoshikawa, “An 
adiabatic superconductor 8-bit adder with 24kBT energy dissipation per 
junction,” Appl. Phys. Lett., vol. 114, no. 4, p. 042602, Jan. 2019. 
[15] K. Likharev, “Dynamics of some single flux quantum devices: I. Paramet-
ric quantron,” IEEE Trans. Magn., vol. 13, no. 1, pp. 242–244, Jan. 1977. 
[16] J. G. Koller and W. C. Athas, “Adiabatic Switching, Low Energy Com-
puting, And The Physics Of Storing And Erasing Information,” in Work-
shop on Physics and Computation, 1992, pp. 267–270. 
[17] N. Takeuchi, M. Aono, and N. Yoshikawa, “Superconductor amoeba-in-
spired problem solvers for combinatorial optimization,” Phys. Rev. Appl., 
vol. 11, no. 4, p. 044069, Apr. 2019. 
[18] N. Takeuchi et al., “Adiabatic quantum-flux-parametron cell library de-
signed using a 10 kA cm −2 niobium fabrication process,” Supercond. Sci. 
Technol., vol. 30, no. 3, p. 035002, Mar. 2017. 
[19] N. Takeuchi, M. Nozoe, Y. He, and N. Yoshikawa, “Low-latency adia-
batic superconductor logic using delay-line clocking,” Appl. Phys. Lett., 
vol. 115, no. 7, p. 072601, Aug. 2019. 
[20] C. J. Fourie, “Full-gate verification of superconducting integrated circuit 
layouts with InductEx,” IEEE Trans. Appl. Supercond., vol. 25, no. 1, p. 
1300209, Feb. 2015. 
[21] C. J. Fourie, “Electronic design automation tools for superconducting cir-
cuits,” J. Phys. Conf. Ser., vol. 1590, no. 1, p. 012040, Jul. 2020. 
[22] N. Takeuchi, Y. Yamanashi, and N. Yoshikawa, “Adiabatic quantum-
flux-parametron cell library adopting minimalist design,” J. Appl. Phys., 
vol. 117, no. 17, p. 173912, 2015. 
 
